Register Model
2.11 Timer Registers
The time base (TB), decrementer (DEC), fixed-interval timer (FIT), and watchdog timer provide timing functions for the system. The relationship of these timers to each other is shown in Figure 2-23.
Figure 2-23. Relationship of Timer Facilities to the Time Base
32 63
Field Software-determined information
Reset Undefined on m_por assertion, unchanged on p_reset_b assertion SPR
R/W
SPRG0 272 Read/Write Supervisor SPRG1 273 Read/Write Supervisor SPRG2 274 Read/Write Supervisor SPRG3 259 Read only User1/Supervisor
1 User-mode access to SPRG3 is defined by Book E as implementation-dependent. It is not supported in the e200z3.
275 Read/Write Supervisor SPRG4 260 Read only User/Supervisor
276 Read/Write Supervisor SPRG5 261 Read only User/Supervisor
277 Read/Write Supervisor SPRG6 262 Read only User/Supervisor
278 Read/Write Supervisor SPRG7 263 Read only User/Supervisor
279 Read/Write Supervisor USPRG0 256 Read/Write User/Supervisor
Figure 2-22. Software-Use SPRs (SPRG0–SPRG7 and USPRG0)
Timer Clock Time Base (incrementer)
Decrementer event = 0/1 detect
31
Watchdog timer events based on one of the TB bits selected by the Book E–defined TCR[WP] concatenated with the EIS-defined TCR[WPEXT] (WPEXT||WP).
Fixed-interval timer events based on one of TB bits selected by the Book E–defined TCR[FP] concatenated with the EIS-defined TCR[FPEXT] (FPEXT||FP).
DEC
• The TB is a long-period counter driven at an implementation-dependent frequency.
• The decrementer, updated at the same rate as the TB, signals an exception after a specified period unless one of the following occurs:
— Software alters DEC in the interim.
— The TB update frequency changes.
The DEC is typically used as a general-purpose software timer.
• The time base for the TB and DEC is selected by the time base enable (TBEN) and select time base clock (SEL_TBCLK) bits in HID0, as follows:
— If HID0[TBEN] = 1 and HID0[SEL_TBCLK] = 0, the time base and decrementer are based on processor clock.
— If HID0[TBEN] = 1 and HID0[SEL_TBCLK] = 1, the time base and decrementer are based on the p_tbclk input.
• Software can select one from of four TB bits to signal a fixed-interval interrupt when the bit transitions from 0 to 1. It typically triggers periodic system maintenance functions. Bits that can be selected are implementation-dependent.
• The watchdog timer, also a selected TB bit, signals a critical exception when the selected bit transitions from 0 to 1. It is typically used for system error recovery. If software does not respond in time to the initial interrupt by clearing the associated status bits in the TSR before the next expiration of the watchdog timer interval, a watchdog timer-generated processor reset may result, if so enabled.
All timer facilities must be initialized during start-up.
2.11.1 Timer Control Register (TCR)
TCR, shown in Figure 2-24, provides control information for the CPU timer facilities. The EREF describes the TCR in detail. TCR[WRC] functions are implementation-dependent. In addition, the core implements two implementation-specific fields, TCR[WPEXT] and TCR[FPEXT].
32 33 34 35 36 37 38 39 40 41 42 43 46 47 50 51 63
Field WP WRC WIE DIE FP FIE ARE — WPEXT FPEXT —
Reset All zeros
R/W R/W
SPR SPR 340
Figure 2-24. Timer Control Register (TCR)
The TCR fields are described in Table 2-15.
2.11.2 Timer Status Register (TSR)
TSR, shown in Figure 2-25, provides status information for the CPU timer facilities. EREF describes the TSR in detail. TSR[WRS] is defined as implementation-dependent.
NOTE
Register fields designated as write-1-to-clear are cleared only by writing ones to them. Writing zeros to them has no effect.
Table 2-15. TCR Field Descriptions
Bits Name Description
32–33 WP Watchdog timer period, When concatenated with WPEXT, specifies one of 64 bit locations of the time base used to signal a watchdog timer exception on a transition from 0 to 1.
TCR[WPEXT]||TCR[WP] == 000000 selects TBU[32] (msb of TBU).
TCR[WPEXT]||TCR[WP] == 111111 selects TBL[63] (lsb of TBL).
34–35 WRC Watchdog timer reset control. Software can set WRC but cannot clear it except by a software-induced reset.
After WRC is written to a non-zero value, software can no longer alter it.
00 No watchdog timer reset can occur.
01 Force processor checkstop on second time-out of the watchdog timer.
10 Assert processor reset output (p_resetout_b) on second time-out of watchdog timer.
11 Reserved.
36 WIE Watchdog timer interrupt enable.
0 Watchdog timer interrupts disabled.
1 Watchdog timer interrupts enabled.
37 DIE Decrementer interrupt enable.
0 Decrementer interrupts disabled.
1 Decrementer interrupts enabled.
38–39 FP Fixed-interval timer period. When concatenated with FPEXT, specifies one of 64 bit locations of the time base to signal a fixed-interval timer exception on a transition from 0 to 1.
TCR[FPEXT]||TCR[FP] == 000000 selects TBU[32] (msb of TBU).
TCRFP[EXT]||TCR[FP] == 111111 selects TBL[63] (lsb of TBL).
40 FIE Fixed-interval interrupt enable.
0 Fixed-interval interrupts disabled.
1 Fixed-interval interrupts enabled.
41 ARE Auto-reload enable. Controls whether the value in DECAR is reloaded into DEC when the DEC value reaches 0000_0001.
0 Auto-reload disabled.
1 Auto-reload enabled.
42 — Reserved, should be cleared.
43–46 WPEXT Watchdog timer period extension (see above description for WP). WPEXT | WP select one of the 64 TB bits used to signal a watchdog timer exception.
47–50 FPEXT Fixed-interval timer period extension (see description for FP). FPEXT | FP select one of the 64 TB bits used to signal a fixed-interval timer exception.
51–63 — Reserved, should be cleared.
The TSR fields are described in Table 2-16.
NOTE
The TSR can be read using mfspr rD,TSR. The TSR cannot be directly written. Instead, TSR bits corresponding to 1 bits in GPR(rS) can be cleared using mtspr TSR,rS.
2.11.3 Time Base (TBU and TBL)
The time base (TB), seen in Figure 2-26, is composed of two 32-bit registers, the time base upper (TBU) concatenated on the right with the time base lower (TBL). The time base registers provide timing functions
32 33 34 35 36 37 38 63
Field ENW WIS WRS DIS FIS —
Reset 0b(00||WRS)_0000_0000_0000_0000_0000_0000_0000
R/W Read/Clear
SPR SPR 336
Figure 2-25. Timer Status Register (TSR)
Table 2-16. Timer Status Register Field Descriptions
Bits Name Description
32 ENW Enable next watchdog time. When a watchdog timer time-out occurs while WIS = 0 and the next watchdog time-out is enabled (ENW = 1), a watchdog timer exception is generated and logged by setting WIS. This is a watchdog timer first time out. A watchdog timer interrupt occurs if enabled by TCR[WIE] and MSR[CE]. To avoid another watchdog timer interrupt when MSR[CE] is reenabled (assuming TCR[WIE] is not cleared instead), the interrupt handler must reset TSR[WIS] by executing an mtspr, setting WIS and any other bits to be cleared and a 0 in all other bits. The data written to the TSR is not direct data, but is a mask. A 1 causes the bit to be cleared;
a 0 has no effect.
0 Action on next watchdog timer time-out is to set TSR[ENW].
1 Action on next watchdog timer time-out is governed by TSR[WIS].
33 WIS Watchdog timer interrupt status. See the ENW description for details on how WIS is used.
0 No watchdog timer event.
1 A watchdog timer event. When MSR[CE] = 1 and TCR[WIE] = 1, a watchdog timer interrupt is taken.
34–35 WRS Watchdog timer reset status.
00 No second time-out of watchdog timer.
01 Force processor checkstop on second time-out of watchdog timer.
10 Assert processor reset output (p_resetout_b) on second time-out of watchdog timer.
11 Reserved.
36 DIS Decrementer interrupt status.
0 No decrementer event.
1 Decrementer event. When MSR[EE] = TCR[DIE] = 1, a decrementer interrupt is taken.
37 FIS Fixed-interval timer interrupt status.
0 No fixed-interval timer event.
1 Fixed-interval timer event. When MSR[EE] = 1 and TCR[FIE] = 1, a fixed-interval timer interrupt is taken.
38–63 — Reserved, should be cleared.
for the system and are enabled by setting HID0[TBEN]. The decrementer (DEC) updates at the same frequency, which is selected in HID0[SEL_TBCLK]. TB is a volatile resource and must be initialized during start-up. For details, see Section 2.11, “Timer Registers.”
The TB is interpreted as a 64-bit unsigned integer that is periodically incremented. Each increment adds 1 to the least-significant bit. The frequency at which the integer is updated is implementation-dependent.
TBL increments until its value becomes 0xFFFF_FFFF (232– 1). At the next increment, its value becomes 0x0000_0000 and TBU is incremented. This process continues until the TBU value becomes
0xFFFF_FFFF and the TBL value becomes 0xFFFF_FFFF (TB is interpreted as
0xFFFF_FFFF_FFFF_FFFF (264– 1)). At the next increment, the TBU value becomes 0x0000_0000 and the TBL value becomes 0x0000_0000. There is no interrupt (or any other indication).
The period depends on the driving frequency. For example, if TB is driven by 100 MHz divided by 32, the TB period is as follows:
The TB is implemented to satisfy the following requirements:
• Loading a GPR from the TB has no effect on the accuracy of the TB.
• Storing a GPR to the TB replaces the value in the TB with the value in the GPR.
Book E does not specify a relationship between the TB update frequency and other frequencies, such as the CPU clock or bus clock. The TB update frequency does not have to be constant. One of the following is required to ensure that system software can keep time of day and operate interval timers:
• The system provides an (implementation-dependent) interrupt to software when the update frequency of the TB changes and a way to determine the current update frequency.
• The update frequency of the TB is under the control of system software.
NOTE
Disabling the TB or making reading the time base privileged prevents the TB from being used to implement a covert channel in a secure system. If the operating system initializes the TB on power-on to some reasonable value and the update frequency of the TB is constant, the TB can be used as a source of values that increase at a constant rate, such as for time stamps in trace entries.
32 63 32 63
Field TBU TBL
Reset Undefined on m_por assertion, unchanged on p_reset_b assertion
Undefined on m_por assertion, unchanged on p_reset_b assertion
R/W User read/Supervisor write User read/Supervisor write
SPR 269 Read/285 Write 268 Read/284 Write
Figure 2-26. Time Base Upper/Lower Registers (TBU/TBL)
(approximately 187,000 years)
Even if the update frequency is not constant, values read from the TB are monotonically increasing (except when the TB wraps from 264– 1 to 0). If a trace entry is recorded each time the update frequency changes, the sequence of TB values can be post-processed to become actual time values.
Successive readings of the TB may return identical values.
The TB is useful for timing reasonably short sequences of code (a few hundred instructions) and for low-overhead time stamps for tracing.
2.11.4 Decrementer Register
DEC, shown in Figure 2-27, is a decrementing counter that is enabled by setting HID0[TBEN]. The decrementer and time base update at the same frequency, which is selected in HID0[SEL_TBCLK]. It provides way to signal a decrementer interrupt after a specified period unless one of the following occurs:
• Software alters DEC in the interim.
• The TB update frequency changes.
DEC is typically used as a general-purpose software timer. The decrementer auto-reload register (DECAR) automatically reloads a programmed value into DEC.
2.11.5 Decrementer Auto-Reload Register (DECAR)
If the auto-reload function is enabled (TCR[ARE] = 1), the auto-reload value in DECAR, shown in Figure 2-28, is written to DEC when DEC decrements from 0x0000_0001 to 0x0000_0000. Writing DEC with zeros by using an mtspr does not automatically generate a decrementer interrupt.
32 63
Field Decrementer value
Reset Undefined on m_por assertion, unchanged on p_reset_b assertion
R/W R/W
SPR SPR 22
Figure 2-27. Decrementer Register (DEC)
32 63
Field Decrementer auto-reload value
Reset Undefined on m_por assertion, unchanged on p_reset_b assertion
R/W R/W
SPR SPR 54
Figure 2-28. Decrementer Auto-Reload Register (DECAR)