• Nie Znaleziono Wyników

BUZ11A

N/A
N/A
Protected

Academic year: 2022

Share "BUZ11A"

Copied!
4
0
0

Pełen tekst

(1)

/ = T SGS-THOMSON

* 7 1 , _________________ B U Z 1 1 A

N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR

TYPE Vqss RDS(on) Id

BUZ11A 50 V 0.06 a 25 A

• HIGH CURRENT

• ULTRA FAST SWITCHING

• VERY LOW ON-LOSSES

• LOW DRIVE ENERGY FOR EASY DRIVE INDUSTRIAL APPLICATIONS:

• AUTOMOTIVE POWER ACTUATORS

• MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make this POWER MOS transistor ideal for high speed switching applications.

Typical uses include power actuator driving, mo­

tor drive including brushless motors, hydraulic ac­

tuators and many other uses in automotive applications. It also finds use in DC/DC converters and uninteruptible power supplies.

TO-220

INTERNAL SCHEMATIC DIAGRAM

ABSOLUTE MAXIMUM RATINGS

V DS Drain-source voltage (VGS = 0) 50 V

V DGR Drain-gate voltage (RGS = 20 Kfi) 50 V

V GS Gate-source voltage ± 2 0 V

d Drain current (continuous) Tc = 25°C 25 A

*DM Drain current (pulsed) 100 A

Ptot Total dissipation at Tc < 2 5 °C 75 W

T tg Storage temperature - 5 5 to 150 °C

T j Max. operating junction temperature 150 °C

DIN humidity category (DIN 40040) E

IEC climatic category (DIN IEC 68-1) 55/150/56

June 1988 1/4

(2)

BUZ11A

THERMAL DATA

R,hj . case Thermal resistance junction-case max 1.67 °C/W

R,hj . amb Thermal resistance junction-ambient max 75 °C/W

ELECTRICAL CHARACTERISTICS (Tj = 25°C unless otherwise specified)

Param eters Test C onditions Min. Typ. Max. Unit

OFF

V(b r)d s s Drain-source breakdown voltage

lD= 2 5 0 M VGS= 0 50 V

lDss Zero gate voltage drain current (VGS = 0)

VDS= Max Rating

VDS= Max Rating T j= 125°C

250 1000

mA mA

lGss Gate-body leakage current (VDS = 0)

VGS= ± 2 0 V ±100 nA

ON

VGS (th) Gate threshold

voltage Vd s- ^gs Id- 1 mA 2.1 4 V

Rds (0n) Static drain-source on resistance

VGs = 10 V lD = 15 A 0.06 n

DYNAMIC gfs Forward

transconductance

VDS= 2 5 V lD= 15 A 4.0 mho

Cjss Input capacitance Coss Output capacitance Crss Reverse transfer

capacitance

VDS = 25 V f = 1 MHz v GS= o

2000 1100 400

pF PF PF

SWITCHING

(on) Turn-on time tr Rise time

td (off) Turn-off delay time t, Fall time

VDD= 30 V lD= 3 A RGS= 5 0 f l VGS= 1 0 V

45 110 230 170

ns ns ns ns

2/4 SGS-THOMSON

^ 7 / . WOOaSSJCTSOMOCS

(3)

BUZ11A

ELECTRICAL CHARACTERISTICS (Continued)

Parameters Test C onditions Min. Typ. Max. Unit

SOURCE DRAIN DIODE

Iso Source-drain current Tc = 25°C 25 A

'SDM Source-drain current (pulsed)

100 A

VSD Forward on voltage lSo = 50 A VGS= 0 2.4 V

trr Reverse recovery time

200 ns

Qrr Reverse recovered charge

lSD= 25 A di/dt = 100A//is 0.25 vC

Safe operating areas Thermal impedance Derating curve

ZthJ-C (K/W)

10°

10*’

NT*

10-> 1(P W 10- 10" HT o 50 100 Tease CC)

Output characteristics Transfer characteristics Transconductance

o 1 2 3 4 5 VK (V) 0 2 4 6 8 VoslV)

SCS-THOMSON mammssmames

3/4

(4)

BUZ11A

Static drain-source on resistance

GC-0713

VGS=10V

20V

0 20 40 60 80 100 ^(A )

Maximum drain current vs temperature

Capacitance variation Gate threshold voltage vs temperature

Source-drain diode forward characteristics

4/4 SG S-TH O M SO N

Gate charge vs gate-source voltage

0 20 40 60 QglnC:

Drain-source on resistance vs temperature

-50 0 50 100 Tj|°C)

Cytaty

Powiązane dokumenty

The choice of motor-drive unit fixes a maximum possible speed. The &#34;maximum&#34; speed parameter can be used to reduce this maximum speed for the application. This parameter

Dopowiedzenie w tłumaczeniu na język polski. Wrocławski Przegląd Teologiczny

(a) Simulated versus measured average temperature of a three-turn suspended inductor (coil nr. 11 in Table I) as a function of the applied bias current.. I max line indicates

These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which

10 - RELATIVE VARIATION OF BATE TRI66ER CURRENT AND HOLDING CURRENT VERSUS JUNCTION TEMPERATURE. GATE

This transistor is a NPN silicon power transistor designed primarily for high power switching applications and inverters at or below the collector current &#34;giver in Table I.. it

In his well-known manual on FMEA, Stamatis ( 1995 ) emphasizes that the purpose of the procedure is not merely to identify and prevent failures that might occur once the product

Niknejad, “A compact 1V 18.6dBm 60GHz power amplifier in 65nm CMOS,” in IEEE International Solid-State Circuits Conference Digest of Technical Papers. (ISSCC),