• Nie Znaleziono Wyników

ACTS240MS

N/A
N/A
Protected

Academic year: 2022

Share "ACTS240MS"

Copied!
3
0
0

Pełen tekst

(1)

1

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999

ACTS240MS

High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State

Pinouts

20 PIN CERAMIC DUAL-IN-LINE MIL-STD-1835 DESIGNATOR CDIP2-T20,

LEAD FINISH C TOP VIEW

20 PIN CERAMIC FLATPACK MIL-STD-1835 DESIGNATOR CDFP4-F20,

LEAD FINISH C TOP VIEW

11 12 13 14 15 16 17 18 20 19

10 9 8 7 6 5 4 3 2 AEN 1

AI1 BO4 AI2 BO3 AI3

AI4 BO2

BO1 GND

VCC

AO1 BI4 AO2 BEN

BI3 AO3 BI2 AO4 BI1

2 3 4 5 6 7 8

1 20

19 18 17 16 15 14 13 9

10

12 11 AEN

AI1 BO4 AI2 BO3 AI3

AI4 BO2

BO1 GND

VCC

AO1 BI4 AO2 BEN

BI3 AO3 BI2 AO4 BI1

Features

• Devices QML Qualified in Accordance with MIL-PRF-38535

• Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96717 and Intersil’s QM Plan

• 1.25 Micron Radiation Hardened SOS CMOS

• Total Dose . . . >300K RAD (Si)

• Single Event Upset (SEU) Immunity: <1 x 10-10 Errors/Bit/Day (Typ)

• SEU LET Threshold . . . >100 MEV-cm2/mg

• Dose Rate Upset . . . >1011 RAD (Si)/s, 20ns Pulse

• Dose Rate Survivability . . . >1012 RAD (Si)/s, 20ns Pulse

• Latch-Up Free Under Any Conditions

• Military Temperature Range . . . -55oC to +125oC

• Significant Power Reduction Compared to ALSTTL Logic

• DC Operating Voltage Range . . . 4.5V to 5.5V

• Input Logic Levels - VIL = 0.8V Max - VIH = VCC/2 Min

• Input Current ≤ 1µA at VOL, VOH

• Fast Propagation Delay . . . 17.5ns (Max), 12ns (Typ)

Description

The Intersil ACTS240MS is a Radiation Hardened High Reliability, High- Speed CMOS/SOS having two active low enable inputs.

The ACTS240MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of a radiation hardened, high-speed, CMOS/SOS Logic Family.

The ACTS240MS is supplied in a 20 lead Ceramic Flatpack (K suffix) or a Dual-In-Line Ceramic Package (D suffix).

January 1996

Spec Number

518783

File Number

3186.1 Ordering Information

PART NUMBER TEMPERATURE RANGE SCREENING LEVEL PACKAGE

5962F9671701VRC -55oC to +125oC MIL-PRF-38535 Class V 20 Lead SBDIP

5962F9671701VXC -55oC to +125oC MIL-PRF-38535 Class V 20 Lead Ceramic Flatpack

ACTS240D/Sample 25oC Sample 20 Lead SBDIP

ACTS240K/Sample 25oC Sample 20 Lead Ceramic Flatpack

ACTS240HMSR 25oC Die Die

tle TS MS

- h - ity,

ia- d-

l er/

er, e- e) hor

- ds

r- po-

n, i- or, ia- d-

,

(2)

2

ACTS240MS Functional Diagram

TRUTH TABLE

INPUTS OUTPUT

AE, BE AIn, BIn AOn, BOn

L L H

L H L

H X Z

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Immaterial, Z = High Impedance

P N AE

AI1

AO1

P AI2 N

AO2

P AI3 N

AO3

P AI4 N

AO4 NOTE: (1 of 2) 1(19)

2(11)

4(13)

6(15)

8(17)

18(9)

16(7)

14(5)

12(3)

Spec Number

518783

(3)

3

ACTS240MS Die Characteristics

DIE DIMENSIONS:

100 mils x 100 mils 2.54mm x 2.54mm METALLIZATION:

Type: AlSi

Metal 1 Thickness: 7.125k

Å

±1.125k

Å

Metal 2 Thickness: 9k

Å

±1k

Å

GLASSIVATION:

Type: SiO2

Thickness: 8k

Å

±1k

Å

WORST CASE CURRENT DENSITY:

< 2.0 x 105A/cm2 BOND PAD SIZE:

110µm x 110µm 4.4 mils x 4.4 mils

Metallization Mask Layout

ACTS240MS

BO4 (3)

AI2 (4)

BO3 (5)

AI3 (6)

BO2 (7)

AI4 (8)

VCC

BO1 (9)

AO4 (12) (13) BI2 (14) AO3 (15) BI3 (16) AO2 (17) BI4 (18) AO1 (20)

VCC (20) AEN

(1) AI1 (2)

BEN (19)

(11) BI1 (10)

GND (10) GND

Spec Number

518783

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice.

Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reli- able. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Cytaty

Powiązane dokumenty

It is an advanced high-speed CMOS device fabricated with silicon gate CMOS technol- ogy and achieves the high-speed operation similar to equivalent Bipolar Schottky TTL

The VHC132 is an advanced high speed CMOS 2-input NAND Schmitt Trigger Gate fabricated with silicon gate CMOS technology.. It achieves the high-speed operation similar to

The VHC157 is an advanced high speed CMOS Quad 2- Channel Multiplexer fabricated with silicon gate CMOS technology.. It achieves the high speed operation similar to equivalent

The VHC245 is an advanced high speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology.. It achieves high speed operation similar to equivalent Bipo- lar

One of the most important challenges for the readout electronics designers from the analog electronics point of view, is the noise level reduction (stemming from

mozzarella kurki parmezan biała cebula rukola..

It consists of a sustainable, high speed road driven vehicle for use in public transport, dedicated high speed infrastructure and advanced logistic support systems for its

On the other hand if M G is very low (for a value of d equal to 0), the distance from which the gravity represented by the mass M G has no longer an effect will be very low