LM3S5P3B

(1)

Stellaris ^® LM3S5P3B Microcontroller

D ATA S H E E T

(2)

Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated 108 Wild Basin, Suite 350 Austin, TX 78746 http://www.ti.com/stellaris

http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm

(3)

List of Figures

Figure 1-1. Stellaris LM3S5P3B Microcontroller High-Level Block Diagram ... 46

Figure 2-1. CPU Block Diagram ... 68

Figure 2-2. TPIU Block Diagram ... 69

Figure 2-3. Cortex-M3 Register Set ... 71

Figure 2-4. Bit-Band Mapping ... 92

Figure 2-5. Data Storage ... 93

Figure 2-6. Vector Table ... 99

Figure 2-7. Exception Stack Frame ... 101

Figure 3-1. SRD Use Example ... 115

Figure 4-1. JTAG Module Block Diagram ... 176

Figure 4-2. Test Access Port State Machine ... 179

Figure 4-3. IDCODE Register Format ... 185

Figure 4-4. BYPASS Register Format ... 185

Figure 4-5. Boundary Scan Register Format ... 186

Figure 5-1. Basic RST Configuration ... 190

Figure 5-2. External Circuitry to Extend Power-On Reset ... 190

Figure 5-3. Reset Circuit Controlled by Switch ... 191

Figure 5-4. Power Architecture ... 194

Figure 5-5. Main Clock Tree ... 197

Figure 6-1. Hibernation Module Block Diagram ... 292

Figure 6-2. Using a Crystal as the Hibernation Clock Source ... 295

Figure 6-3. Using a Dedicated Oscillator as the Hibernation Clock Source with VDD3ON Mode ... 295

Figure 7-1. Internal Memory Block Diagram ... 318

Figure 8-1. μDMA Block Diagram ... 356

Figure 8-2. Example of Ping-Pong μDMA Transaction ... 362

Figure 8-3. Memory Scatter-Gather, Setup and Configuration ... 364

Figure 8-4. Memory Scatter-Gather, μDMA Copy Sequence ... 365

Figure 8-5. Peripheral Scatter-Gather, Setup and Configuration ... 367

Figure 8-6. Peripheral Scatter-Gather, μDMA Copy Sequence ... 368

Figure 9-1. Digital I/O Pads ... 418

Figure 9-2. Analog/Digital I/O Pads ... 419

Figure 9-3. GPIODATA Write Example ... 420

Figure 9-4. GPIODATA Read Example ... 420

Figure 10-1. GPTM Module Block Diagram ... 470

Figure 10-2. Timer Daisy Chain ... 475

Figure 10-3. Input Edge-Count Mode Example ... 477

Figure 10-4. 16-Bit Input Edge-Time Mode Example ... 479

Figure 10-5. 16-Bit PWM Mode Example ... 480

Figure 11-1. WDT Module Block Diagram ... 517

Figure 12-1. Implementation of Two ADC Blocks ... 542

Figure 12-2. ADC Module Block Diagram ... 543

Figure 12-3. ADC Sample Phases ... 547

Figure 12-4. Doubling the ADC Sample Rate ... 548

Figure 12-5. Skewed Sampling ... 548

Figure 12-6. Sample Averaging Example ... 549

(12)

Figure 12-7. ADC Input Equivalency Diagram ... 550

Figure 12-8. Internal Voltage Conversion Result ... 551

Figure 12-9. External Voltage Conversion Result ... 552

Figure 12-10. Differential Sampling Range, V_{IN_ODD}= 1.5 V ... 553

Figure 12-13. Internal Temperature Sensor Characteristic ... 555

Figure 12-14. Low-Band Operation (CIC=0x0 and/or CTC=0x0) ... 558

Figure 12-15. Mid-Band Operation (CIC=0x1 and/or CTC=0x1) ... 559

Figure 12-16. High-Band Operation (CIC=0x3 and/or CTC=0x3) ... 560

Figure 13-1. UART Module Block Diagram ... 622

Figure 13-2. UART Character Frame ... 625

Figure 13-3. IrDA Data Modulation ... 627

Figure 13-4. LIN Message ... 629

Figure 13-5. LIN Synchronization Field ... 630

Figure 14-1. SSI Module Block Diagram ... 686

Figure 14-2. TI Synchronous Serial Frame Format (Single Transfer) ... 690

Figure 14-3. TI Synchronous Serial Frame Format (Continuous Transfer) ... 690

Figure 14-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 ... 691

Figure 14-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0 ... 691

Figure 14-6. Freescale SPI Frame Format with SPO=0 and SPH=1 ... 692

Figure 14-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0 ... 693

Figure 14-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0 ... 693

Figure 14-9. Freescale SPI Frame Format with SPO=1 and SPH=1 ... 694

Figure 14-10. MICROWIRE Frame Format (Single Frame) ... 695

Figure 14-11. MICROWIRE Frame Format (Continuous Transfer) ... 696

Figure 14-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements ... 696

Figure 15-1. I²C Block Diagram ... 728

Figure 15-2. I²C Bus Configuration ... 729

Figure 15-3. START and STOP Conditions ... 730

Figure 15-4. Complete Data Transfer with a 7-Bit Address ... 730

Figure 15-5. R/S Bit in First Byte ... 731

Figure 15-6. Data Validity During Bit Transfer on the I²C Bus ... 731

Figure 15-7. Master Single TRANSMIT ... 735

Figure 15-8. Master Single RECEIVE ... 736

Figure 15-9. Master TRANSMIT with Repeated START ... 737

Figure 15-10. Master RECEIVE with Repeated START ... 738

Figure 15-11. Master RECEIVE with Repeated START after TRANSMIT with Repeated START ... 739

Figure 15-12. Master TRANSMIT with Repeated START after RECEIVE with Repeated START ... 740

Figure 15-13. Slave Command Sequence ... 741

Figure 16-1. I²S Block Diagram ... 766

Figure 16-2. I²S Data Transfer ... 769

Figure 16-3. Left-Justified Data Transfer ... 769

Figure 16-4. Right-Justified Data Transfer ... 769

Figure 17-1. CAN Controller Block Diagram ... 803

Figure 17-2. CAN Data/Remote Frame ... 805

(13)

Figure 17-3. Message Objects in a FIFO Buffer ... 813

Figure 17-4. CAN Bit Time ... 817

Figure 18-1. USB Module Block Diagram ... 852

Figure 19-1. Analog Comparator Module Block Diagram ... 921

Figure 19-2. Structure of Comparator Unit ... 923

Figure 19-3. Comparator Internal Reference Structure ... 924

Figure 20-1. PWM Module Diagram ... 936

Figure 20-2. PWM Generator Block Diagram ... 936

Figure 20-3. PWM Count-Down Mode ... 940

Figure 20-4. PWM Count-Up/Down Mode ... 941

Figure 20-5. PWM Generation Example In Count-Up/Down Mode ... 941

Figure 20-6. PWM Dead-Band Generator ... 942

Figure 21-1. QEI Block Diagram ... 1008

Figure 21-2. Quadrature Encoder and Velocity Predivider Operation ... 1011

Figure 22-1. 100-Pin LQFP Package Pin Diagram ... 1030

Figure 22-2. 108-Ball BGA Package Pin Diagram (Top View) ... 1031

Figure 25-1. Load Conditions ... 1100

Figure 25-2. JTAG Test Clock Input Timing ... 1101

Figure 25-3. JTAG Test Access Port (TAP) Timing ... 1101

Figure 25-4. Power-On Reset Timing ... 1102

Figure 25-5. Brown-Out Reset Timing ... 1102

Figure 25-6. Power-On Reset and Voltage Parameters ... 1103

Figure 25-7. External Reset Timing (RST) ... 1103

Figure 25-8. Software Reset Timing ... 1103

Figure 25-9. Watchdog Reset Timing ... 1104

Figure 25-10. MOSC Failure Reset Timing ... 1104

Figure 25-11. Hibernation Module Timing with Internal Oscillator Running in Hibernation ... 1109

Figure 25-12. Hibernation Module Timing with Internal Oscillator Stopped in Hibernation ... 1109

Figure 25-13. ADC Input Equivalency Diagram ... 1111

Figure 25-14. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement ... 1112

Figure 25-15. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer ... 1112

Figure 25-16. SSI Timing for SPI Frame Format (FRF=00), with SPH=1 ... 1113

Figure 25-17. I²C Timing ... 1114

Figure 25-18. I²S Master Mode Transmit Timing ... 1114

Figure 25-19. I²S Master Mode Receive Timing ... 1115

Figure 25-20. I²S Slave Mode Transmit Timing ... 1115

Figure 25-21. I²S Slave Mode Receive Timing ... 1115

Figure C-1. Stellaris LM3S5P3B 100-Pin LQFP Package Dimensions ... 1160

Figure C-2. 100-Pin LQFP Tray Dimensions ... 1162

Figure C-3. 100-Pin LQFP Tape and Reel Dimensions ... 1163

Figure C-4. Stellaris LM3S5P3B 108-Ball BGA Package Dimensions ... 1164

Figure C-5. 108-Ball BGA Tray Dimensions ... 1166

Figure C-6. 108-Ball BGA Tape and Reel Dimensions ... 1167

(14)

List of Tables

Table 1. Revision History ... 33

Table 2. Documentation Conventions ... 43

Table 2-1. Summary of Processor Mode, Privilege Level, and Stack Use ... 71

Table 2-2. Processor Register Map ... 72

Table 2-3. PSR Register Combinations ... 77

Table 2-4. Memory Map ... 85

Table 2-5. Memory Access Behavior ... 88

Table 2-6. SRAM Memory Bit-Banding Regions ... 90

Table 2-7. Peripheral Memory Bit-Banding Regions ... 90

Table 2-8. Exception Types ... 96

Table 2-9. Interrupts ... 97

Table 2-10. Exception Return Behavior ... 102

Table 2-11. Faults ... 102

Table 2-12. Fault Status and Fault Address Registers ... 104

Table 2-13. Cortex-M3 Instruction Summary ... 106

Table 3-1. Core Peripheral Register Regions ... 109

Table 3-2. Memory Attributes Summary ... 112

Table 3-3. TEX, S, C, and B Bit Field Encoding ... 115

Table 3-4. Cache Policy for Memory Attribute Encoding ... 116

Table 3-5. AP Bit Field Encoding ... 116

Table 3-6. Memory Region Attributes for Stellaris Microcontrollers ... 116

Table 3-7. Peripherals Register Map ... 117

Table 3-8. Interrupt Priority Levels ... 144

Table 3-9. Example SIZE Field Values ... 172

Table 4-1. JTAG_SWD_SWO Signals (100LQFP) ... 176

Table 4-2. JTAG_SWD_SWO Signals (108BGA) ... 177

Table 4-3. JTAG Port Pins State after Power-On Reset or RST assertion ... 178

Table 4-4. JTAG Instruction Register Commands ... 183

Table 5-1. System Control & Clocks Signals (100LQFP) ... 187

Table 5-2. System Control & Clocks Signals (108BGA) ... 187

Table 5-3. Reset Sources ... 188

Table 5-4. Clock Source Options ... 195

Table 5-5. Possible System Clock Frequencies Using the SYSDIV Field ... 198

Table 5-6. Examples of Possible System Clock Frequencies Using the SYSDIV2 Field ... 198

Table 5-7. Examples of Possible System Clock Frequencies with DIV400=1 ... 199

Table 5-8. System Control Register Map ... 204

Table 5-9. RCC2 Fields that Override RCC Fields ... 225

Table 6-1. Hibernate Signals (100LQFP) ... 292

Table 6-2. Hibernate Signals (108BGA) ... 293

Table 6-3. Hibernation Module Clock Operation ... 299

Table 6-4. Hibernation Module Register Map ... 301

Table 7-1. Flash Memory Protection Policy Combinations ... 322

Table 7-2. User-Programmable Flash Memory Resident Registers ... 326

Table 7-3. Flash Register Map ... 326

Table 8-1. μDMA Channel Assignments ... 357

Table 8-2. Request Type Support ... 359

(15)

Table 8-3. Control Structure Memory Map ... 360

Table 8-4. Channel Control Structure ... 360

Table 8-5. μDMA Read Example: 8-Bit Peripheral ... 369

Table 8-6. μDMA Interrupt Assignments ... 370

Table 8-7. Channel Control Structure Offsets for Channel 30 ... 371

Table 8-8. Channel Control Word Configuration for Memory Transfer Example ... 371

Table 8-9. Channel Control Structure Offsets for Channel 7 ... 372

Table 8-10. Channel Control Word Configuration for Peripheral Transmit Example ... 373

Table 8-11. Primary and Alternate Channel Control Structure Offsets for Channel 8 ... 374

Table 8-12. Channel Control Word Configuration for Peripheral Ping-Pong Receive Example ... 375

Table 8-13. μDMA Register Map ... 376

Table 9-1. GPIO Pins With Non-Zero Reset Values ... 414

Table 9-2. GPIO Pins and Alternate Functions (100LQFP) ... 414

Table 9-3. GPIO Pins and Alternate Functions (108BGA) ... 416

Table 9-4. GPIO Pad Configuration Examples ... 422

Table 9-5. GPIO Interrupt Configuration Example ... 423

Table 9-7. GPIO Register Map ... 424

Table 10-1. Available CCP Pins ... 470

Table 10-2. General-Purpose Timers Signals (100LQFP) ... 471

Table 10-3. General-Purpose Timers Signals (108BGA) ... 472

Table 10-4. General-Purpose Timer Capabilities ... 473

Table 10-5. Counter Values When the Timer is Enabled in Periodic or One-Shot Modes ... 474

Table 10-6. 16-Bit Timer With Prescaler Configurations ... 475

Table 10-7. Counter Values When the Timer is Enabled in RTC Mode ... 476

Table 10-8. Counter Values When the Timer is Enabled in Input Edge-Count Mode ... 476

Table 10-9. Counter Values When the Timer is Enabled in Input Event-Count Mode ... 478

Table 10-10. Counter Values When the Timer is Enabled in PWM Mode ... 479

Table 10-11. Timers Register Map ... 484

Table 11-1. Watchdog Timers Register Map ... 519

Table 12-1. ADC Signals (100LQFP) ... 543

Table 12-2. ADC Signals (108BGA) ... 544

Table 12-3. Samples and FIFO Depth of Sequencers ... 545

Table 12-4. Differential Sampling Pairs ... 552

Table 12-5. ADC Register Map ... 561

Table 13-1. UART Signals (100LQFP) ... 623

Table 13-2. UART Signals (108BGA) ... 623

Table 13-3. Flow Control Mode ... 628

Table 13-4. UART Register Map ... 634

Table 14-1. SSI Signals (100LQFP) ... 687

Table 14-2. SSI Signals (108BGA) ... 687

Table 14-3. SSI Register Map ... 698

(16)

Table 15-1. I2C Signals (100LQFP) ... 728

Table 15-2. I2C Signals (108BGA) ... 728

Table 15-3. Examples of I²C Master Timer Period versus Speed Mode ... 732

Table 15-4. Inter-Integrated Circuit (I²C) Interface Register Map ... 742

Table 15-5. Write Field Decoding for I2CMCS[3:0] Field ... 748

Table 16-1. I2S Signals (100LQFP) ... 767

Table 16-2. I2S Signals (108BGA) ... 767

Table 16-3. I²S Transmit FIFO Interface ... 770

Table 16-4. Crystal Frequency (Values from 3.5795 MHz to 5 MHz) ... 771

Table 16-5. Crystal Frequency (Values from 5.12 MHz to 8.192 MHz) ... 771

Table 16-6. Crystal Frequency (Values from 10 MHz to 14.3181 MHz) ... 772

Table 16-7. Crystal Frequency (Values from 16 MHz to 16.384 MHz) ... 772

Table 16-8. I²S Receive FIFO Interface ... 774

Table 16-9. Audio Formats Configuration ... 776

Table 16-10. Inter-Integrated Circuit Sound (I²S) Interface Register Map ... 777

Table 17-1. Controller Area Network Signals (100LQFP) ... 804

Table 17-2. Controller Area Network Signals (108BGA) ... 804

Table 17-3. Message Object Configurations ... 810

Table 17-4. CAN Protocol Ranges ... 817

Table 17-5. CANBIT Register Values ... 817

Table 17-6. CAN Register Map ... 821

Table 18-1. USB Signals (100LQFP) ... 853

Table 18-2. USB Signals (108BGA) ... 853

Table 18-3. Remainder (MAXLOAD/4) ... 859

Table 18-4. Actual Bytes Read ... 859

Table 18-5. Packet Sizes That Clear RXRDY ... 859

Table 18-6. Universal Serial Bus (USB) Controller Register Map ... 860

Table 19-1. Analog Comparators Signals (100LQFP) ... 922

Table 19-2. Analog Comparators Signals (108BGA) ... 922

Table 19-3. Internal Reference Voltage and ACREFCTL Field Values ... 924

Table 19-4. Analog Comparators Register Map ... 926

Table 20-1. PWM Signals (100LQFP) ... 937

Table 20-2. PWM Signals (108BGA) ... 938

Table 20-3. PWM Register Map ... 946

Table 21-1. QEI Signals (100LQFP) ... 1008

Table 21-2. QEI Signals (108BGA) ... 1009

Table 21-3. QEI Register Map ... 1013

Table 23-1. GPIO Pins With Default Alternate Functions ... 1032

Table 23-2. Signals by Pin Number ... 1033

Table 23-3. Signals by Signal Name ... 1043

Table 23-4. Signals by Function, Except for GPIO ... 1052

Table 23-5. GPIO Pins and Alternate Functions ... 1059

Table 23-6. Possible Pin Assignments for Alternate Functions ... 1062

Table 23-7. Signals by Pin Number ... 1064

Table 23-8. Signals by Signal Name ... 1074

Table 23-9. Signals by Function, Except for GPIO ... 1083

Table 23-10. GPIO Pins and Alternate Functions ... 1091

Table 23-11. Possible Pin Assignments for Alternate Functions ... 1094

(17)

Table 23-12. Connections for Unused Signals (100-Pin LQFP) ... 1096

Table 23-13. Connections for Unused Signals (108-Ball BGA) ... 1097

Table 24-1. Temperature Characteristics ... 1098

Table 24-2. Thermal Characteristics ... 1098

Table 24-3. ESD Absolute Maximum Ratings ... 1098

Table 25-1. Maximum Ratings ... 1099

Table 25-2. Recommended DC Operating Conditions ... 1099

Table 25-3. JTAG Characteristics ... 1100

Table 25-4. Power Characteristics ... 1102

Table 25-5. Reset Characteristics ... 1103

Table 25-6. LDO Regulator Characteristics ... 1104

Table 25-7. Phase Locked Loop (PLL) Characteristics ... 1104

Table 25-8. Actual PLL Frequency ... 1105

Table 25-9. PIOSC Clock Characteristics ... 1105

Table 25-10. 30-kHz Clock Characteristics ... 1105

Table 25-11. Hibernation Clock Characteristics ... 1106

Table 25-12. HIB Oscillator Input Characteristics ... 1106

Table 25-13. Main Oscillator Clock Characteristics ... 1106

Table 25-14. Supported MOSC Crystal Frequencies ... 1106

Table 25-15. System Clock Characteristics with ADC Operation ... 1107

Table 25-16. System Clock Characteristics with USB Operation ... 1107

Table 25-17. Sleep Modes AC Characteristics ... 1107

Table 25-18. Hibernation Module Battery Characteristics ... 1108

Table 25-19. Hibernation Module AC Characteristics ... 1108

Table 25-20. Flash Memory Characteristics ... 1109

Table 25-21. GPIO Module Characteristics ... 1109

Table 25-22. ADC Characteristics ... 1110

Table 25-23. ADC Module External Reference Characteristics ... 1111

Table 25-24. ADC Module Internal Reference Characteristics ... 1111

Table 25-25. SSI Characteristics ... 1111

Table 25-26. I²C Characteristics ... 1113

Table 25-27. I²S Master Clock (Receive and Transmit) ... 1114

Table 25-28. I²S Slave Clock (Receive and Transmit) ... 1114

Table 25-29. I²S Master Mode ... 1114

Table 25-30. I²S Slave Mode ... 1115

Table 25-31. USB Controller Characteristics ... 1116

Table 25-32. Analog Comparator Characteristics ... 1116

Table 25-33. Analog Comparator Voltage Reference Characteristics ... 1116

Table 25-34. Nominal Power Consumption ... 1116

Table 25-35. Detailed Current Specifications ... 1117

Table 25-36. Hibernation Detailed Current Specifications ... 1118

Table B-1. Part Ordering Information ... 1158

(18)

List of Registers

The Cortex-M3 Processor ... 66

Register 1: Cortex General-Purpose Register 0 (R0) ... 73

Register 14: Stack Pointer (SP) ... 74

Register 15: Link Register (LR) ... 75

Register 16: Program Counter (PC) ... 76

Register 17: Program Status Register (PSR) ... 77

Register 18: Priority Mask Register (PRIMASK) ... 81

Register 19: Fault Mask Register (FAULTMASK) ... 82

Register 20: Base Priority Mask Register (BASEPRI) ... 83

Register 21: Control Register (CONTROL) ... 84

Cortex-M3 Peripherals ... 109

Register 1: SysTick Control and Status Register (STCTRL), offset 0x010 ... 120

Register 2: SysTick Reload Value Register (STRELOAD), offset 0x014 ... 122

Register 3: SysTick Current Value Register (STCURRENT), offset 0x018 ... 123

Register 4: Interrupt 0-31 Set Enable (EN0), offset 0x100 ... 124

Register 5: Interrupt 32-54 Set Enable (EN1), offset 0x104 ... 125

Register 6: Interrupt 0-31 Clear Enable (DIS0), offset 0x180 ... 126

Register 7: Interrupt 32-54 Clear Enable (DIS1), offset 0x184 ... 127

Register 8: Interrupt 0-31 Set Pending (PEND0), offset 0x200 ... 128

Register 9: Interrupt 32-54 Set Pending (PEND1), offset 0x204 ... 129

Register 10: Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280 ... 130

Register 11: Interrupt 32-54 Clear Pending (UNPEND1), offset 0x284 ... 131

Register 12: Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300 ... 132

Register 13: Interrupt 32-54 Active Bit (ACTIVE1), offset 0x304 ... 133

Register 14: Interrupt 0-3 Priority (PRI0), offset 0x400 ... 134

Register 17: Interrupt 12-15 Priority (PRI3), offset 0x40C ... 134

(19)

Register 28: Software Trigger Interrupt (SWTRIG), offset 0xF00 ... 136

Register 29: Auxiliary Control (ACTLR), offset 0x008 ... 137

Register 30: CPU ID Base (CPUID), offset 0xD00 ... 139

Register 31: Interrupt Control and State (INTCTRL), offset 0xD04 ... 140

Register 32: Vector Table Offset (VTABLE), offset 0xD08 ... 143

Register 33: Application Interrupt and Reset Control (APINT), offset 0xD0C ... 144

Register 34: System Control (SYSCTRL), offset 0xD10 ... 146

Register 35: Configuration and Control (CFGCTRL), offset 0xD14 ... 148

Register 36: System Handler Priority 1 (SYSPRI1), offset 0xD18 ... 150

Register 37: System Handler Priority 2 (SYSPRI2), offset 0xD1C ... 151

Register 38: System Handler Priority 3 (SYSPRI3), offset 0xD20 ... 152

Register 39: System Handler Control and State (SYSHNDCTRL), offset 0xD24 ... 153

Register 40: Configurable Fault Status (FAULTSTAT), offset 0xD28 ... 157

Register 41: Hard Fault Status (HFAULTSTAT), offset 0xD2C ... 163

Register 42: Memory Management Fault Address (MMADDR), offset 0xD34 ... 164

Register 43: Bus Fault Address (FAULTADDR), offset 0xD38 ... 165

Register 44: MPU Type (MPUTYPE), offset 0xD90 ... 166

Register 45: MPU Control (MPUCTRL), offset 0xD94 ... 167

Register 46: MPU Region Number (MPUNUMBER), offset 0xD98 ... 169

Register 47: MPU Region Base Address (MPUBASE), offset 0xD9C ... 170

Register 48: MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4 ... 170

Register 49: MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC ... 170

Register 50: MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4 ... 170

Register 51: MPU Region Attribute and Size (MPUATTR), offset 0xDA0 ... 172

Register 52: MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8 ... 172

Register 53: MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0 ... 172

Register 54: MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8 ... 172

System Control ... 187

Register 1: Device Identification 0 (DID0), offset 0x000 ... 206

Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030 ... 208

Register 3: Raw Interrupt Status (RIS), offset 0x050 ... 209

Register 4: Interrupt Mask Control (IMC), offset 0x054 ... 211

Register 5: Masked Interrupt Status and Clear (MISC), offset 0x058 ... 213

Register 6: Reset Cause (RESC), offset 0x05C ... 215

Register 7: Run-Mode Clock Configuration (RCC), offset 0x060 ... 217

Register 8: XTAL to PLL Translation (PLLCFG), offset 0x064 ... 222

Register 9: GPIO High-Performance Bus Control (GPIOHBCTL), offset 0x06C ... 223

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070 ... 225

Register 11: Main Oscillator Control (MOSCCTL), offset 0x07C ... 228

Register 12: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144 ... 229

Register 13: Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150 ... 231

Register 14: Precision Internal Oscillator Statistics (PIOSCSTAT), offset 0x154 ... 233

Register 15: I²S MCLK Configuration (I2SMCLKCFG), offset 0x170 ... 234

(20)

Register 16: Device Identification 1 (DID1), offset 0x004 ... 236

Register 17: Device Capabilities 0 (DC0), offset 0x008 ... 238

Register 21: Device Capabilities 4 (DC4), offset 0x01C ... 246

Register 25: Device Capabilities 8 ADC Channels (DC8), offset 0x02C ... 255

Register 26: Device Capabilities 9 ADC Digital Comparators (DC9), offset 0x190 ... 258

Register 27: Non-Volatile Memory Information (NVMSTAT), offset 0x1A0 ... 260

Register 28: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 ... 261

Register 29: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110 ... 264

Register 30: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 ... 267

Register 33: Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 ... 275

Register 36: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 ... 282

Register 37: Software Reset Control 0 (SRCR0), offset 0x040 ... 284

Hibernation Module ... 291

Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000 ... 302

Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004 ... 303

Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 ... 304

Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C ... 305

Register 5: Hibernation Control (HIBCTL), offset 0x010 ... 306

Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014 ... 309

Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 ... 311

Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C ... 313

Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020 ... 315

Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024 ... 316

Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C ... 317

Internal Memory ... 318

Register 1: Flash Memory Address (FMA), offset 0x000 ... 328

Register 2: Flash Memory Data (FMD), offset 0x004 ... 329

Register 3: Flash Memory Control (FMC), offset 0x008 ... 330

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C ... 333

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010 ... 334

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 ... 335

Register 7: Flash Memory Control 2 (FMC2), offset 0x020 ... 336

Register 8: Flash Write Buffer Valid (FWBVAL), offset 0x030 ... 337

Register 9: Flash Control (FCTL), offset 0x0F8 ... 338

Register 10: Flash Write Buffer n (FWBn), offset 0x100 - 0x17C ... 339

Register 11: ROM Control (RMCTL), offset 0x0F0 ... 340

(21)

Register 12: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200 ... 341

Register 13: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400 ... 342

Register 14: Boot Configuration (BOOTCFG), offset 0x1D0 ... 343

Register 15: User Register 0 (USER_REG0), offset 0x1E0 ... 345

Register 18: User Register 3 (USER_REG3), offset 0x1EC ... 348

Register 19: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 ... 349

Register 20: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 ... 350

Register 21: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C ... 351

Register 22: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 ... 352

Register 23: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 ... 353

Register 24: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C ... 354

Micro Direct Memory Access (μDMA) ... 355

Register 1: DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000 ... 378

Register 2: DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004 ... 379

Register 3: DMA Channel Control Word (DMACHCTL), offset 0x008 ... 380

Register 4: DMA Status (DMASTAT), offset 0x000 ... 385

Register 5: DMA Configuration (DMACFG), offset 0x004 ... 387

Register 6: DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008 ... 388

Register 7: DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C ... 389

Register 8: DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010 ... 390

Register 9: DMA Channel Software Request (DMASWREQ), offset 0x014 ... 391

Register 10: DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018 ... 392

Register 11: DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C ... 393

Register 12: DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020 ... 394

Register 13: DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024 ... 395

Register 14: DMA Channel Enable Set (DMAENASET), offset 0x028 ... 396

Register 15: DMA Channel Enable Clear (DMAENACLR), offset 0x02C ... 397

Register 16: DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030 ... 398

Register 17: DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034 ... 399

Register 18: DMA Channel Priority Set (DMAPRIOSET), offset 0x038 ... 400

Register 19: DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C ... 401

Register 20: DMA Bus Error Clear (DMAERRCLR), offset 0x04C ... 402

Register 21: DMA Channel Assignment (DMACHASGN), offset 0x500 ... 403

Register 22: DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0 ... 404

Register 25: DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC ... 407

Register 26: DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0 ... 408

Register 27: DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0 ... 409

Register 30: DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC ... 412

General-Purpose Input/Outputs (GPIOs) ... 413

Register 1: GPIO Data (GPIODATA), offset 0x000 ... 427

Register 2: GPIO Direction (GPIODIR), offset 0x400 ... 428

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404 ... 429

(22)

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408 ... 430 Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C ... 431 Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410 ... 432 Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414 ... 433 Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418 ... 434 Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C ... 436 Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420 ... 437 Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500 ... 439 Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504 ... 440 Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508 ... 441 Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C ... 442 Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510 ... 443 Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514 ... 445 Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518 ... 447 Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C ... 448 Register 19: GPIO Lock (GPIOLOCK), offset 0x520 ... 450 Register 20: GPIO Commit (GPIOCR), offset 0x524 ... 451 Register 21: GPIO Analog Mode Select (GPIOAMSEL), offset 0x528 ... 453 Register 22: GPIO Port Control (GPIOPCTL), offset 0x52C ... 455 Register 23: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0 ... 457 Register 24: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4 ... 458 Register 25: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8 ... 459 Register 26: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC ... 460 Register 27: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0 ... 461 Register 28: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4 ... 462 Register 29: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8 ... 463 Register 30: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC ... 464 Register 31: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0 ... 465 Register 32: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4 ... 466 Register 33: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8 ... 467 Register 34: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC ... 468 General-Purpose Timers ... 469 Register 1: GPTM Configuration (GPTMCFG), offset 0x000 ... 486 Register 2: GPTM Timer A Mode (GPTMTAMR), offset 0x004 ... 487 Register 3: GPTM Timer B Mode (GPTMTBMR), offset 0x008 ... 489 Register 4: GPTM Control (GPTMCTL), offset 0x00C ... 491 Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018 ... 494 Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C ... 496 Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 ... 499 Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024 ... 502 Register 9: GPTM Timer A Interval Load (GPTMTAILR), offset 0x028 ... 504 Register 10: GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C ... 505 Register 11: GPTM Timer A Match (GPTMTAMATCHR), offset 0x030 ... 506 Register 12: GPTM Timer B Match (GPTMTBMATCHR), offset 0x034 ... 507 Register 13: GPTM Timer A Prescale (GPTMTAPR), offset 0x038 ... 508 Register 14: GPTM Timer B Prescale (GPTMTBPR), offset 0x03C ... 509 Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040 ... 510 Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044 ... 511

(23)

Register 17: GPTM Timer A (GPTMTAR), offset 0x048 ... 512 Register 18: GPTM Timer B (GPTMTBR), offset 0x04C ... 513 Register 19: GPTM Timer A Value (GPTMTAV), offset 0x050 ... 514 Register 20: GPTM Timer B Value (GPTMTBV), offset 0x054 ... 515 Watchdog Timers ... 516 Register 1: Watchdog Load (WDTLOAD), offset 0x000 ... 520 Register 2: Watchdog Value (WDTVALUE), offset 0x004 ... 521 Register 3: Watchdog Control (WDTCTL), offset 0x008 ... 522 Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C ... 524 Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 ... 525 Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 ... 526 Register 7: Watchdog Test (WDTTEST), offset 0x418 ... 527 Register 8: Watchdog Lock (WDTLOCK), offset 0xC00 ... 528 Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 ... 529 Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 ... 530 Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 ... 531 Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC ... 532 Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 ... 533 Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 ... 534 Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 ... 535 Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC ... 536 Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 ... 537 Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 ... 538 Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 ... 539 Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC ... 540 Analog-to-Digital Converter (ADC) ... 541 Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000 ... 564 Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004 ... 565 Register 3: ADC Interrupt Mask (ADCIM), offset 0x008 ... 567 Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C ... 569 Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010 ... 572 Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014 ... 574 Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018 ... 579 Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020 ... 580 Register 9: ADC Sample Phase Control (ADCSPC), offset 0x024 ... 582 Register 10: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028 ... 584 Register 11: ADC Sample Averaging Control (ADCSAC), offset 0x030 ... 586 Register 12: ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034 ... 587 Register 13: ADC Control (ADCCTL), offset 0x038 ... 589 Register 14: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ... 590 Register 15: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ... 592 Register 16: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ... 595 Register 17: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 ... 595 Register 18: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 ... 595 Register 19: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8 ... 595 Register 20: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C ... 596 Register 21: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C ... 596 Register 22: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C ... 596

(24)

Register 23: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC ... 596 Register 24: ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050 ... 598 Register 25: ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054 ... 600 Register 26: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ... 602 Register 27: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080 ... 602 Register 28: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 ... 603 Register 29: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084 ... 603 Register 30: ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070 ... 605 Register 31: ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090 ... 605 Register 32: ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074 ... 606 Register 33: ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094 ... 606 Register 34: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0 ... 608 Register 35: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4 ... 609 Register 36: ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0 ... 610 Register 37: ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4 ... 611 Register 38: ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00 ... 612 Register 39: ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00 ... 617 Register 40: ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04 ... 617 Register 41: ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08 ... 617 Register 42: ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C ... 617 Register 43: ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10 ... 617 Register 44: ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14 ... 617 Register 45: ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18 ... 617 Register 46: ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C ... 617 Register 47: ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40 ... 620 Register 48: ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44 ... 620 Register 49: ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48 ... 620 Register 50: ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C ... 620 Register 51: ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50 ... 620 Register 52: ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54 ... 620 Register 53: ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58 ... 620 Register 54: ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C ... 620 Universal Asynchronous Receivers/Transmitters (UARTs) ... 621 Register 1: UART Data (UARTDR), offset 0x000 ... 636 Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 ... 638 Register 3: UART Flag (UARTFR), offset 0x018 ... 641 Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020 ... 644 Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 ... 645 Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 ... 646 Register 7: UART Line Control (UARTLCRH), offset 0x02C ... 647 Register 8: UART Control (UARTCTL), offset 0x030 ... 649 Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 ... 653 Register 10: UART Interrupt Mask (UARTIM), offset 0x038 ... 655 Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C ... 659 Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040 ... 663 Register 13: UART Interrupt Clear (UARTICR), offset 0x044 ... 667 Register 14: UART DMA Control (UARTDMACTL), offset 0x048 ... 669 Register 15: UART LIN Control (UARTLCTL), offset 0x090 ... 670

(25)

Register 16: UART LIN Snap Shot (UARTLSS), offset 0x094 ... 671 Register 17: UART LIN Timer (UARTLTIM), offset 0x098 ... 672 Register 18: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 ... 673 Register 19: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 ... 674 Register 20: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 ... 675 Register 21: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC ... 676 Register 22: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 ... 677 Register 23: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 ... 678 Register 24: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 ... 679 Register 25: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC ... 680 Register 26: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 ... 681 Register 27: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 ... 682 Register 28: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 ... 683 Register 29: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC ... 684 Synchronous Serial Interface (SSI) ... 685 Register 1: SSI Control 0 (SSICR0), offset 0x000 ... 700 Register 2: SSI Control 1 (SSICR1), offset 0x004 ... 702 Register 3: SSI Data (SSIDR), offset 0x008 ... 704 Register 4: SSI Status (SSISR), offset 0x00C ... 705 Register 5: SSI Clock Prescale (SSICPSR), offset 0x010 ... 707 Register 6: SSI Interrupt Mask (SSIIM), offset 0x014 ... 708 Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018 ... 709 Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C ... 711 Register 9: SSI Interrupt Clear (SSIICR), offset 0x020 ... 713 Register 10: SSI DMA Control (SSIDMACTL), offset 0x024 ... 714 Register 11: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 ... 715 Register 12: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 ... 716 Register 13: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 ... 717 Register 14: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ... 718 Register 15: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 ... 719 Register 16: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 ... 720 Register 17: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 ... 721 Register 18: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ... 722 Register 19: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ... 723 Register 20: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ... 724 Register 21: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ... 725 Register 22: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC ... 726 Inter-Integrated Circuit (I²C) Interface ... 727 Register 1: I²C Master Slave Address (I2CMSA), offset 0x000 ... 744 Register 2: I²C Master Control/Status (I2CMCS), offset 0x004 ... 745 Register 3: I²C Master Data (I2CMDR), offset 0x008 ... 750 Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C ... 751 Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010 ... 752 Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014 ... 753 Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018 ... 754 Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C ... 755 Register 9: I²C Master Configuration (I2CMCR), offset 0x020 ... 756

(26)

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x800 ... 757 Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x804 ... 758 Register 12: I²C Slave Data (I2CSDR), offset 0x808 ... 760 Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x80C ... 761 Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x810 ... 762 Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x814 ... 763 Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x818 ... 764 Inter-Integrated Circuit Sound (I²S) Interface ... 765 Register 1: I²S Transmit FIFO Data (I2STXFIFO), offset 0x000 ... 778 Register 2: I²S Transmit FIFO Configuration (I2STXFIFOCFG), offset 0x004 ... 779 Register 3: I²S Transmit Module Configuration (I2STXCFG), offset 0x008 ... 780 Register 4: I²S Transmit FIFO Limit (I2STXLIMIT), offset 0x00C ... 782 Register 5: I²S Transmit Interrupt Status and Mask (I2STXISM), offset 0x010 ... 783 Register 6: I²S Transmit FIFO Level (I2STXLEV), offset 0x018 ... 784 Register 7: I²S Receive FIFO Data (I2SRXFIFO), offset 0x800 ... 785 Register 8: I²S Receive FIFO Configuration (I2SRXFIFOCFG), offset 0x804 ... 786 Register 9: I²S Receive Module Configuration (I2SRXCFG), offset 0x808 ... 787 Register 10: I²S Receive FIFO Limit (I2SRXLIMIT), offset 0x80C ... 790 Register 11: I²S Receive Interrupt Status and Mask (I2SRXISM), offset 0x810 ... 791 Register 12: I²S Receive FIFO Level (I2SRXLEV), offset 0x818 ... 792 Register 13: I²S Module Configuration (I2SCFG), offset 0xC00 ... 793 Register 14: I²S Interrupt Mask (I2SIM), offset 0xC10 ... 795 Register 15: I²S Raw Interrupt Status (I2SRIS), offset 0xC14 ... 797 Register 16: I²S Masked Interrupt Status (I2SMIS), offset 0xC18 ... 799 Register 17: I²S Interrupt Clear (I2SIC), offset 0xC1C ... 801 Controller Area Network (CAN) Module ... 802 Register 1: CAN Control (CANCTL), offset 0x000 ... 823 Register 2: CAN Status (CANSTS), offset 0x004 ... 825 Register 3: CAN Error Counter (CANERR), offset 0x008 ... 828 Register 4: CAN Bit Timing (CANBIT), offset 0x00C ... 829 Register 5: CAN Interrupt (CANINT), offset 0x010 ... 830 Register 6: CAN Test (CANTST), offset 0x014 ... 831 Register 7: CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018 ... 833 Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 ... 834 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080 ... 834 Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 ... 835 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084 ... 835 Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 ... 838 Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088 ... 838 Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C ... 839 Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C ... 839 Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 ... 841 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090 ... 841 Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 ... 842 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094 ... 842 Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 ... 844 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098 ... 844

(27)

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C ... 847 Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040 ... 847 Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044 ... 847 Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048 ... 847 Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C ... 847 Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0 ... 847 Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4 ... 847 Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8 ... 847 Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100 ... 848 Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104 ... 848 Register 32: CAN New Data 1 (CANNWDA1), offset 0x120 ... 849 Register 33: CAN New Data 2 (CANNWDA2), offset 0x124 ... 849 Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 ... 850 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144 ... 850 Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160 ... 851 Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164 ... 851 Universal Serial Bus (USB) Controller ... 852 Register 1: USB Device Functional Address (USBFADDR), offset 0x000 ... 866 Register 2: USB Power (USBPOWER), offset 0x001 ... 867 Register 3: USB Transmit Interrupt Status (USBTXIS), offset 0x002 ... 869 Register 4: USB Receive Interrupt Status (USBRXIS), offset 0x004 ... 871 Register 5: USB Transmit Interrupt Enable (USBTXIE), offset 0x006 ... 873 Register 6: USB Receive Interrupt Enable (USBRXIE), offset 0x008 ... 875 Register 7: USB General Interrupt Status (USBIS), offset 0x00A ... 877 Register 8: USB Interrupt Enable (USBIE), offset 0x00B ... 878 Register 9: USB Frame Value (USBFRAME), offset 0x00C ... 880 Register 10: USB Endpoint Index (USBEPIDX), offset 0x00E ... 881 Register 11: USB Test Mode (USBTEST), offset 0x00F ... 882 Register 12: USB FIFO Endpoint 0 (USBFIFO0), offset 0x020 ... 883 Register 13: USB FIFO Endpoint 1 (USBFIFO1), offset 0x024 ... 883 Register 14: USB FIFO Endpoint 2 (USBFIFO2), offset 0x028 ... 883 Register 15: USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C ... 883 Register 16: USB FIFO Endpoint 4 (USBFIFO4), offset 0x030 ... 883 Register 17: USB FIFO Endpoint 5 (USBFIFO5), offset 0x034 ... 883 Register 18: USB FIFO Endpoint 6 (USBFIFO6), offset 0x038 ... 883 Register 19: USB FIFO Endpoint 7 (USBFIFO7), offset 0x03C ... 883 Register 20: USB FIFO Endpoint 8 (USBFIFO8), offset 0x040 ... 883 Register 21: USB FIFO Endpoint 9 (USBFIFO9), offset 0x044 ... 883 Register 22: USB FIFO Endpoint 10 (USBFIFO10), offset 0x048 ... 883 Register 23: USB FIFO Endpoint 11 (USBFIFO11), offset 0x04C ... 883 Register 24: USB FIFO Endpoint 12 (USBFIFO12), offset 0x050 ... 883 Register 25: USB FIFO Endpoint 13 (USBFIFO13), offset 0x054 ... 883 Register 26: USB FIFO Endpoint 14 (USBFIFO14), offset 0x058 ... 883 Register 27: USB FIFO Endpoint 15 (USBFIFO15), offset 0x05C ... 883 Register 28: USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062 ... 885 Register 29: USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063 ... 885 Register 30: USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064 ... 886 Register 31: USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066 ... 886