• Nie Znaleziono Wyników

LT1035C

N/A
N/A
Protected

Academic year: 2022

Share "LT1035C"

Copied!
12
0
0

Pełen tekst

(1)

urm TECHNOLOGY

LT1035M/LT1035C Logic Controlled Regulator

F€ATUR€S

• Two Regulated Outputs + 5 V at 3A

+ 5Vat 75mA

• 2% Output Voltage Tolerance

• 66dB Ripple Rejection

• 0.7% Load Regulation

• TTL and CMOS Compatible Logic Control

• 100% Thermal Burn-In on All Devices

n p p u c m i o n s

• Power Supply Sequencing

• Remote On /Off Power Control

• Selective System Power during Emergency Power Operation

• Memory Power Supply with Back-Up

D € 5 C R I P T I O n

The LT1035 features two positive 5V regulators in the same package. The main regulator offers excellent per- formance while supplying load currents up to 3A, and the auxiliary regulator provides similar performance while supplying lighter loads of 75mA. The main regulator has the additional feature of being under the shutdown con- trol of a logic signal. When the enable pin is taken to a low logic level, the main regulator shuts down and its output voltage goes to near OV. During this command, the aux- iliary output is unaffected by the main regulator's condi- tion and continues to provide a 5V output.

The main output has current and power limiting com- bined with thermal shutdown to make it virtually blowout proof. The auxiliary output is not affected by the thermal shutdown mechanism or the state of the main output, allowing it to be used as a back-up in case of overloads or shorts on the main supply.

The logic input of the LT1035 (enable pin) has a 1.6V threshold and can be driven from a high source im- pedance. This allows it to be driven by most logic families, including TTL and CMOS.

For a 1A version of the LT1035, please see the LT1005 data sheet. For a 12V output voltage version, consult the factory.

Functional Diagram

+ 5V

W OUT LT1Q35

EN QND AUX W OUT

LT1Q35 EN QND AUX W OUT

LT1Q35 EN QND AUX

3

OV '

+ 5V

Guaranteed Load Current

4.0

3.5

3.0

<

h- 2.b

z cc cc 2.0 o • < 1.5

I 1.0

0.5

0

DISS POV

>IPAT LI

/EH DISS

POV

>IPAT LI

0 N - WT

0 2 4 6 8 10 12 14 16 16 20 INPUT VOLTAGE (V)

/ T u n t A B — * m-HNn nr,v

4-57

(2)

urm LT1035M/LT1035C

ABSOLUTE maximum ROTIHGS

Power Dissipation—Continuous 24W Power Dissipation—Fault Conditions . . . Internally Limited

Input Voltage (V|N) 20V

Enable Voltage (VEN) 20V

Operating Junction Temperature

LT1035M -55°Cto150°C LT1035C 0°Cto125°C Storage -65°Cto150°C Lead Temperature (Soldering, 10 sec.) 300°C

P F T € C O n D I T I O n i f l G

.100% Burn-In in Thermal Limit

PRCKRGC/ORDCR

i n f O R m n u o n

BOTTOM VIEW

( Q 3 O ) GND (CASE)

VEN 4 LEAD TO-3

ORDER PART NUMBER LT1035MK

LT1035CK

FRON

c

1 2

o

v

°—nJ

vEN—*M>

5 LEAD RVIEW

GND (TAB)

4 5

[J-*— V|N

— AUX GND TO-22Q

LT1035CT

€L€CTRICRL CHRRRCT€RISTICS

Main Regulator (See Note 1)

SYMBOL PARAMETER CONDITIONS MIN

LT1035M

TYP MAX MIN

LT1035C

TYP MAX UNITS

Vo Output Voltage Tj = 25°C 4.9 5.0 5.1 4.9 5.0 5.1 V

High 7 . 7 V < V |N< 20V PD< 24W

OmA < l0< 3A 4.8 5.0 5.2 4.8 5.0 5.2 V

"Low 7 V < V |N< 12.5V

V|N = 20 V 0.1 0.1 0.2 0.3 0.1 0.1 0.2 0.3 V V A V0

A l0

Load Regulation (Note 6) 8 V < V |N< 12.5V

O s I q < 3A (Note 2) 10 35 10 35 mV

AV0

AVin

Line Regulation 7 . 4 V < V |N< 2 0 V (Note 2)

0.3 2 0.3 2 m V / V

Ripple Rejection 5 0 H z < f < 500Hz 60 70 60 70 dB

Thermal Regulation APD = 20W (Note 4) 0.003 0.012 0.003 0.012 % / W

lo Available Load Current (Note 6) 8 V < V ,n< 12.5V

V,n = 20V 3 1.6 4 2.4 3 1.6 4 2.4 A A

'sc Short Circuit Current V i n = 8 V

V |N= 2 0 V 4

2.5 6 4

4 2.5

6 4

A A

VLN Minimum Input Voltage to Maintain Regulation

(Note 5) l0 = 1A

l0 = 3A 7.2 7.7 6.7 7.2 7.2 7.7 6.7 7.2 V V

IQ Quiescent Current Output High

Output Low 3

2 5

4 3

2 5 4

mA mA

ei C Thermal Resistance,

Junction to Case TO-3

TO-220 1.5 2.5 1.5

2

2.5 3

° C / W

° C / W

4-58

(3)

urm LT1035M/LT1035C CLCCTRICflL CHRRRCTCRISTICS

Auxiliary Regulator (See Note 1)

SYMBOL PARAMETER CONDITIONS MIN LT1035M

TYP MAX MIN

LT1035C

TYP MAX UNITS

V0 Output Voltage Tj = 25°C 4.9 5.0 5.1 4.9 5.0 5.1 V

7 . 2 V s V ,Ns 2 0 V

OmA < IqS 75mA 4.8 5.0 5.2 4.8 5.0 5.2 V

AV0

Al0

Load Regulation 7 . 2 V < V|m< 20V OmA < l0< 75mA

(Note 2) 5 15 5 15 mV

AV0

AVi n

Line Regulation 7 . 2 V < V |N< 2 0 V

(Note 2) 0.2 2 1

0.2 1 2

mV/V mV/V

Ripple Rejection 5 0 H z < f < 500Hz 74 74 dB

'sc Short Circuit Current 7.0V < V|fj = 20V 140 250 140 250 mA

V|N Minimum Input Voltage to

Maintain Regulation (Note 5) l0< 10mA lo = 75mA

6.5 7.2 6.2 6.8 6.5 7.2 6.2 6.8 V V

€l€CTRICAl CHARACTCRISTICS

Logic Control (See Note 1)

SYMBOL PARAMETER CONDITIONS LT1035M

MIN TYP MAX LT1035C

MIN TYP MAX UNITS

VEN Enable Threshold Voltage 7.0V< V|n< 20V TJ = 25°C

1.45 1.6 1.7

1.3 1.6 1.8

1.45 1.6 1.7

1.3 1.6 1.8 V

V

Enable Pin Current VE N< 1V (Note 3) 0 1.5 6 0 1.5 6 M

Enable Pin Current

VE N> 2 . 4 V 0 1 0 1 M

The • denotes the specifications which apply over the full operating temperature range.

Note 1: Unless otherwise indicated, these specifications apply for V|N = 10V, l0= O m A , and Tj = 25°C.

Note 2: Line and load regulation is measured using a low duty cycle pulse, causing little change in the junction temperature. Effects due to thermal gradients and device heating must be taken into account separately.

Note 3: When the enable pin is at a low logic level, current flows out of the enable pin.

Note 4: Pulse length for this measurement is 20ms.

Note 5: Input voltage is reduced until output drops by 100mV from its initial value.

Note 6: See "Guaranteed Load Current" graph.

/ y u r m

^ ^ ^ r TECHNOLOGY

4-59

(4)

LT1035M/LT1035C

TVPicni p€RFOftmnnc€ CHARACTCRISTICS

Minimum Input-Output Differential of Main Output

2.6

2.4

> 2 . 2 LU 0

§ 2 . 0

s

a.

§ 1.6

i-i-

1 1-4 1.2

1.0

Ti = " >5°C

/

= 25°C

+ 150° :

/

Minimum Input-Output Differential of Auxiliary Output

0 0.5 1.0 1.5 2.0 2.!

OUTPUT CURRENT(A)

3.0

2.6 2.4 2.2 2.0 1.8 1.6 1.4 1 . 2 1.0 0.8 0.6

Ti = " 5 5 ° C / / /

Ti = 1 5 0 ° C ^

&

= 25°C

*

Maximum Available Load Current—Main Output

5.5

5.0

.4.5

<

g 4.0 LU CC

§ 3.5

o

| 3.0

ZD O

2.5

2.0 1.5

7 V < V |NS 12.5V

= 15V

V|N-

20 40 60 OUTPUT CURRENT (mA)

80 100 - 5 0 - 25 0 25 50 75 100 125 150 JUNCTION TEMPERATURE (°C)

Short Circuit Output Current Load Transient Response Line Transient Response

- 5 0 ° C

/Ti = 25°C

T , « 1 50 °C T , « 1

50

0

1 - 5 0 CD Z

< 50 o UJ CD 0

!• o

> - 5 0 D_

O 50 1 CoUT =

2.2/iF TANT 1 V.

f

l0UT= 1A = 0.2A = 0.2A 1A

;0UT = 10|*F TANT

A OUT 0.2Ap OUT 0.2Ap

>

a

s c° U T = 2 CM H-

s

( 1

r

50mV

. c0 UT = 1 1 V F TANT

AV N = 0.

7=2CK 5V AV N = 0.

7=2CK

8 10 12 14 16 18 20 INPUT VOLTAGE (V)

2 4 6 8 10 12 14 TIME (/xs)

2 4 6 8 10 12 14 TIME (;ts)

Output Voltage as Function of Temperature

5.05

4.95

- 5 0 - 25 0 25 50 75 100 125 150 TEMPERATURE (°C)

Ripple Rejection

80 70

60 n: rsj

>- 50

o z LU

o 40 LU

cc u_

30

20

10

11IIIIII I N N1

V|N = 10V loUT=200mA.

®

I I I I I ! FT, CouT=10jtF

HI I I

10 100 1k 10k 100k REJECTION (dB)

1M

Output Impedance

1k 10k 100k 1M FREQUENCY (Hz)

4-60

X T U D S A g

(5)

LT1035M/LT1035C TVPICRL

p e R F O R m n n c e

CHARACTERISTICS

Enable Pin Characteristics

o

- 0 . 2 0.4 1 0.6 S 0.8 QC

1.2 1.4 1.6 1.8

A = 25' C

/ )

j /

- H -

Enable Threshold

0 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2.0 2.1 20 ENABLE VOLTAGE (V)

1.75

1.70

1.65

> 1 . 6 0

a

i 1.55

CO Ui H 1.50

1.45

1.40

1.35

\

5 §

Output Switching Characteristics

V l N = 10\

A

fa U T = o . v F

CQ J T = 1 OnF

V e HABU :

- 5 0 - 25 0 25 50 75 100 125 150 JUNCTION TEMPERATURE (°C)

2 4 6 8 10 12 14 16 18 TIME (/is)

Output Characteristics in Low State

t

V|N = = 10V

/

' /

f / f

Ti = 2 Ti = 2

V - 5 5 ° C A = 150°C

0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 OUTPUT VOLTAGE (V)

Quiescent Current

l0UT = 0 TJ=25°C*

)UTP U T A ;TIV

i

^ O L ^ O L I P U BHL ITDO (VN-ITDO (VN-

/

n

0 2 4 6 8 10 12 14 16 18 20 INPUT VOLTAGE (V)

* I q IS NEARLY INDEPENDENT OF TEMPERATURE

Output Noise

80

70

60

"t/> 50

40 CO o z 30

20

10

0 V(N =

— C0U T Tj =2

10V - 1 u F V(N =

— C0U T Tj =2 5°C

XILIARY TPUT - MAIN j

O U T P U T S

XILIARY TPUT -

100 300 1k 3k 10k BANDWIDTH (1 POLE)

30k

X T m a i

4-61

(6)

LT1035M/LT1035C

n p p u c n n o n s i n F O R m n u o n General Information

The LT1035 is a dual output 5V regulator. The main out- put is capable of delivering up to 3A of load current and can be shut down with a logic signal. The auxiliary output supplies a minimum of 75mA and is unaffected by the logic signal. The outputs are trimmed to ± 2% initial tolerance and exhibit excellent line and load regulation.

The logic control feature makes the LT1035 ideal for many system applications where it is desirable to power- up a portion of the system for a period of time, and then power the system down during a standby operation. As an example, the LT1035 could be used to activate various memory space locations only as needed, thus saving substantial power dissipation and other cooling costs.

The LT1035 could also be used to power microcomputers such as the 8048 series. The auxiliary supply can be used for RAM keep-alive during power-down operation.

Additional power savings can be accomplished by using the LT1035 to power PROM, EPROM, and E2PR0M devices. During program load or look-up table opera- tions, the ROM type device can be activated and its con- tents placed in RAM, and then the ROM power can be removed. Or for high speed but low power data acquisi- tion systems, the power could be applied to fast memory, then the data transferred to CMOS memory. The main regulator can then be shut down and the CMOS memory can be powered by the auxiliary for lower power dissipa- tion. Other applications such as multiple power supply sequencing, elimination of expensive AC and DC power switches, delayed start applications, switching 5V DC loads, and many others are now easily accomplished.

Timing functions, such as delayed power-up or power- down, can also be performed directly at the enable pin.

Because a logic low on the enable pin shuts down the main regulator, feedback from output to enable can be used to generate hysteresis or latching functions.

The low quiescent current drain of the LT1035 makes it useful in battery-powered or battery back-up applica- tions. The enable pin can be used as a "low battery"

detector or to shut down major portions of system power,

allowing memory portions to continue to operate from the auxiliary output. At low output currents, the auxiliary out- put will regulate with input voltage typically as low as 6.1V, giving maximum battery life.

Good design practice with all regulators is to bypass the input and output terminals. A 2/*F solid tantalum at the in- put and at both outputs is suggested. For the applications which follow, the bypass capacitors are still recom- mended, but for simplicity are not shown on the diagram.

It is also recommended that for maximum noise immunity the voltage enable pin be tied high if it is unused. It can be tied directly to Vim, as shown in Figure 1, or to the aux- iliary output. If the enable pin is left open, it will float to a high logic level of approximately 1.6V and the main out- put regulator will be at 5V.

Figure 1

The enable pin is fully protected against input voltages up to 20V, even if the power input voltage is zero.

The basic shutdown control circuit uses a direct gate drive or an open collector driver and a pull-up resistor which are tied to VAUX. as shown in Figure 2.

7.5-20V • M our LT1Q35

£N QNO "MX

VAUX

- + 5 V

+ 5V

0-3A LOAD 0-75mA

LOAD

T T

Figure 2

4-62 X T U M

(7)

urm LT1035M/LT1035C flppucnuons mFORmmrion

Driving the Enable Pin

The enable pin equivalent schematic is shown in Figure 3.

Basically, enable pin current is zero above the threshold and about 1 b e l o w the threshold, flowing out of the pin. Standard logic, such as TTL and CMOS, will inter- face directly to the enable pin, even if the logic output swing is higher than the input voltage (VIN) to the regulator. 15V CMOS can be used to drive the enable pin, even if the regulator is not powered up, without loading the CMOS output.

Figure 3

Timing functions, such as delayed power-up or power- down, can be implemented by driving the enable pin with an RC network. The current flowing out of the enable pin should not be used as the timing current in delayed power-up applications as it is temperature sensitive and varies somewhat from device to device. Instead, a re- sistor tied to the auxiliary output, the input, or to a logic signal should be used. The timing resistor chosen should provide at least 25//A of current to "swamp out" the ef- fects of the internal current.

Main Output Current/Voltage Characteristics

Following a high to low transition at the enable pin, the main regulator output will begin to drop after a delay of approximately 0.4/is. With no capacitive load, the output will fall to zero in approximately 0.8/xs (R|_= 212-1008).

With a capacitive load, fall time is limited by the RC prod- uct of the load and the output capacitance. For light loads (R l > 400Q), the discharge time is controlled by an inter- nal current pull-down of 15mA for output voltages down to 1.5V. Below 1.5V, the pull-down current drops to

=4mA. The DC output voltage in the shutdown mode is approximately 0.07V for input voltages (VIN) up to 12V. If VIN is 20V, the output during shutdown will be approx- imately 0.15V due to an internal current path in the regulator.

Output Characteristics in Low State

10 _ 9

I 8 1 ?

i - 3

0 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 OUTPUT VOLTAGE (V)

Figure 4

The user should note that the output in the low state can only sink about 3mA. If current is forced into the output, the output voltage will rise to 1V at 5mA and about 1.5V at 10mA. With no output capacitor, the rise time of the main output is about 3/IS. With an output capacitor, rise time is limited by the short circuit current of the LT1035 and the load capacitance; tr«(C) (5V)/4A. A 10/xF output capacitor slows the output rise time to approximately 12/ts.

Output Current

The main output current limits at about 4A for input voltages below 12.5V. Internal foldback, or "power limiting", circuitry detects the input-output voltage dif- ferential and reduces current limit for input to output voltages exceeding 7.5V. With 20V input, for instance, - short circuit current is reduced to «2.4A.

An additional feature of the LT1035 is that the auxiliary supply does not incorporate, nor is it affected by, thermal shutdown. Any fault condition of the main regulator will not affect the auxiliary output voltage.

The following applications circuits will serve to indicate the versatility of the LT1035.

/ r u n o ® TECHNOLOGY

4-63

(8)

urm LT1035M/LT1035C TVPicni flppLicnnons

First-On, Last-Off Sequencing First-On, First-Off Sequencing

V|N" IN OUT

I T 1 0 3 5

"HRST ON"

I EN QND AUX

T

Ton (1) = 50ms Ton (2) = 150ms

IN OUT

LT1035 EN GND AUX

+ 5V VW

+ 5V R5 68k

OFF 6 . ON

i

IN OUT LT1035

"FIRST ON"

EN A * } « J * I

+ 5 V

+ 5V

T

ON A OFF

IN OUT LT1035 EJI GND ^

R4 68k > R2

4.7k

-V/v-i

r

R3 •

ik: :r5

• 1k

Ton (1) = 100ms

Ton (2) = 200ms IOOjjF 1+ S

I I "

i- + 5 V

- + 5 V

:R6 • 6 8 k

Power Supply Turn-On Sequencing Fast Turn-Off, Delayed Turn-On

VM- t t t t OUT IT1035

OUT

EN GND AUX

T

=£C1 - W r R1

• ± • t1 = 0 . 4 R1 C1

' R2

IN OUT

LT1035 EN ' GND AUX

^C2

T

t 2 = 0 . 4 R2 C2

ZE>H«

'CAN BE ANY GATE TYPE

-T- C1 100k

TO N= 0 . 3 R 1 C 1

+ 5 V

Thermal Cutoff at High Ambient Temperature Latch-Off for V Q U T < 4 . 7 V

VLN IN OUT

LT1035

EN AUX

T

u x ] — | 26.1k <

+ 5V

To« = 58°C Ton =• 42°C

51.1k

67fiA

Ri'

"YELLOW SPRINGS #44008, 30kSl @ 25°C

+ 5 V

ALARM LOGIC R3 4.7k

4-64 jruum

TECHNOLOGY

(9)

LT1035M/LT1035C TYPICAL nppucmions

Proportional Motor Speed Controller High Input Voltage Detection

TRANSFORMER AND RECTIFIER SET Vm = 9V DC NOMINAL

+ 5 V

+ 5 V

Vshutoff (INPUT)

. ( a * ) ( R ^ E L )

— OUTPUT SHUTS OFF WHEN 110VAC TRANSFORMER IS OVER VOLTAGED TO 220VAC.

Opto-Coupled Output Control Push-On, Push-Off

COUPLER "ON" = OUTPUT "ON"

SELECT R DEPENDING UPON THE ON-RESISTANCE OF THE OPTO COUPLER

« LTI035 OUT

EN QND AUX -P 10/iF

+ 5 V

IF C2 IS LARGER THAN C1 SHOULD BE INCREASED TO C 2 / 1 0

Latch-Off when Output Short Delayed Power-Up

Vw m our

LT1035

en a ® m

r

• +5V

• 27k

2^F

+ 5V

- rC 1 27k tD E L A Y = 0.4R1C1

X 7 i l 4-65

(10)

LT1035M/LT1035C

TYPICAL ftPPUCflTIOnS

Fast Electronic Circuit Breaker

0.3(2

Battery Voltage Sensing Circuit

IN OUT LT1035

® GND ^ RI Y

1 0 k / ?

IN OUT LT1035

® GND ^ T R2<

2k S

IN OUT LT1035

® GND ^ T R2<

2k S 1

390k

V A

+ 5V

+ 5 V

Memory Save on Power-Down

TO SECONDARY OF AC POWER TRANSFORMER

Line Dropout Detector

TO FILTERED RAW DC

4N46

TRIP SET VM

LT1035 OUT EN AUX EN GND AUX

• 3.3k

+ 5 V

+ 5V AUXILIARY

DROPOUT SIGNAL

4-66 X T B

(11)

urm LT1035M/LT1035C TYPICAL Appucnnons

Low Dissipation Regulator

VlN 10VDC-

20VDC

^ " O U T P U T 5V/3A

Regulator Losses at I Q U T = 3 A

45 40

§ 35

GC LU 1 30 a. s

S 25 20 15

L T103 5 DR VEN FROI I LINE VOLTAGE -

140VAC 1

OVA

1 1 1 1 1 1

/ LT1035 DRIVEN FROM PRE-REGULATOR

10 11 12 13 14 15 16 17 18 19 20 INPUT VOLTAGE (Mqc.)

•DALE TD-5

THIS CIRCUIT IS DESIGNED TO REDUCE POWER DISSIPATION IN THE LT1035 OVER A 90VAC-140VAC INPUT RANGE.

scHcmnnc DinGRnm

P H ENABLE

/TLTICAB

J R N ^ R TECHNOLOGY

4-67

(12)

LT1035M/LT1035C PflCKRGC DCSCRIPTIOfl

T0-220 Package (5 Lead)

TjMAX ©iC LT1035C 125°C 3 " C / W

4-Pin Metal Package Similar to JEDEC TO-3

1.531-1.551 j r (38.89 - 39.39) )

0.273 - 0.293 (6.934-7.442)

0.760 -0.775 (19.30-19.6

0.470 (1194) DIA PIN CIRCLE

0.525 (13.33) MAX

TjMAX ej C I T 1 0 3 5 M 150°C 2 . 5 ° C / W LT1035C 125°C 2 . 5 ° C / W

4-68 rrunm

" V J U TECHNOLOGY

Cytaty

Powiązane dokumenty

Nie wydaje się także, żeby na gruncie prawa polskiego o charakterze dobrej lub złej wiary samoistnego posiadacza miała prze­ sądzać zasada, iż do skutecznego

czeskie Budziejowice, 8-11 kwietnia 2013 Pierwsze Środkowoeuropejskie Warsztaty Zoologii Gleby (CEWSZ) zostały zorganizowane w maju 1992 roku w Instytucie Biologii Gleby

Mass deployment of Electric Vehicles (EVs) can have a detrimental effect on the Low Voltage (LV) distribution networks due to the increased peak demand and unpredicted

If Equation (3-26) is applied as nodal point relation with fixed widths in both branches, the morphological computations will produce a physically unrealistic behaviour, with a

Voor de Afsluitdijk kan hieruit geconcludeerd worden dat incidenteel uit- glijden of slippen van een onderhoudsvoertuig geen nadelig effect zal hebben op de versterkte grasmat,. Het

Dit is de huidige situatie, standaard bij commerciële verhuurders en ook bij de meeste woningcorporaties: geen risico maar ook geen zeggenschap; minimale zorg voor beheer en

The first chapter of [Curry et al., 1972], Chapter 11, 37 is devoted to up- dates to the material on pure combinatory logic in the first volume. Curry’s original intention was to

We explain this superior CO formation for the alloys by the fact that, when Pd is alloyed with Au, the alloy adsorbs the CO2RR intermediate species more strongly at lower